{"id":1001,"date":"2019-10-24T16:14:00","date_gmt":"2019-10-24T16:14:00","guid":{"rendered":"https:\/\/gidel.com\/?p=1001"},"modified":"2026-09-20T20:39:33","modified_gmt":"2026-09-20T20:39:33","slug":"fpga-image-processing-certifeye","status":"publish","type":"post","link":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/","title":{"rendered":"FPGA Debugging Tools for Image Processing with CertifEye"},"content":{"rendered":"

How FPGA Debugging Tools Accelerate Image Processing Development<\/h2>\n

CertifEye is one of Gidel\u2019s FPGA debugging tools for image-processing development, allowing engineers to inject, process, and analyze test images in real time. It shortens development cycles for advanced machine vision apps<\/a>, and multi-sensor systems.<\/p>\n

<\/p>\n

FPGA Debugging Tools for Image Processing IP Validation<\/h2>\n

CertifEye provides a complete environment for building, debugging, and validating FPGA image processing IP. Engineers can inject known images or video streams into an FPGA or ISP pipeline, process them in real time, and return the results to the host for visual inspection. This workflow enables early correctness checks, which helps teams identify issues long before full system integration.<\/p>\n

\n\n\n\n\n\n\n\n\n\n\n\n
Conventional FPGA Image-Processing Validation vs CertifEye<\/caption>\n
Area<\/strong><\/th>\nConventional Image-Processing Validation<\/strong><\/th>\nCertifEye Workflow<\/strong><\/th>\n<\/tr>\n<\/thead>\n
Test Image Injection<\/strong><\/td>\nMay require a custom image-source or system-level test setup<\/td>\nKnown images and video streams can be injected directly into the processing pipeline<\/td>\n<\/tr>\n
Debug Cycle<\/strong><\/td>\nLonger compile, deploy, and test iterations<\/td>\nFaster iterative validation of FPGA image-processing IP<\/td>\n<\/tr>\n
Result Analysis<\/strong><\/td>\nMay require custom capture, analysis, or system-level integration<\/td>\nProcessed results can be returned to the host for immediate visual inspection<\/td>\n<\/tr>\n
Repeatability<\/strong><\/td>\nTest conditions may vary between runs<\/td>\nControlled and repeatable image sources improve validation consistency<\/td>\n<\/tr>\n
IP Validation<\/strong><\/td>\nOften performed later in system integration<\/td>\nImage-processing IP can be verified earlier in the development cycle<\/td>\n<\/tr>\n
FPGA Size During Development<\/strong><\/td>\nOften tied to the final target device<\/td>\nAlgorithms can be debugged on a smaller FPGA before the final target build<\/td>\n<\/tr>\n
Development Risk<\/strong><\/td>\nProblems may surface later during system integration<\/td>\nEarlier verification helps reduce late-stage redesign risk<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<\/div>\n
Swipe horizontally to view all columns \u2192<\/div>\n

Because the tests are repeatable, teams gain predictable and stable outcomes. As a result, image-processing pipelines become easier to refine and validate.<\/p>\n

Using CertifEye for FPGA Image Processing Workflows<\/h3>\n

CertifEye integrates with the ProcVision Suite, Gidel\u2019s modular development environment for FPGA-based imaging and ISP pipelines. Developers can work in C\/C++, tune parameters with macros, and use advanced debug modes to optimize performance. The workflow ensures bit-accurate validation and supports deployment on Gidel hardware or other Altera FPGA devices<\/a>.<\/p>\n

Accelerating Debug, Validation, and Compilation<\/h3>\n

The CertifEye FPGA development tool<\/em> reduces compilation time by up to 50%. Developers can debug their algorithms on a smaller FPGA and generate a final build for the target device later. This approach shortens iteration cycles and lowers development risks, especially in complex FPGA image processing projects.<\/p>\n

IP vendors also benefit from the ability to demonstrate multiple configurations\u2014such as pixel widths, pixel-per-clock settings, or different FPGA architectures\u2014without rebuilding a full system each time.<\/p>\n

Supported FPGA Platforms for CertifEye<\/h2>\n

CertifEye supports FPGA image-processing development across Gidel hardware platforms and compatible Altera FPGA devices. Engineers can use CertifEye with Gidel Mini FPGA Modules<\/strong><\/a>, PCIe Frame Grabbers<\/strong><\/a>, FantoVision Edge AI Systems<\/a><\/strong> and other Gidel FPGA development platforms based on Altera FPGA devices.<\/p>\n

This allows developers to validate image-processing IP within the Gidel ecosystem and then move toward the final target FPGA implementation while preserving the same development and verification workflow.<\/p>\n

Proven Technology for Demanding Vision Applications<\/h2>\n

Gidel has delivered FPGA-based imaging tools for more than 25 years. CertifEye started as a solution built for a partner with rigorous development demands. Its value quickly expanded to a wider audience working on real-time imaging, high-speed pipelines, and integrated vision systems.<\/p>\n

Customers frequently report faster time-to-market and more reliable image-processing pipelines, as CertifEye simplifies IP development and prevents costly late-stage redesigns.<\/p>\n

End-to-End Integration for Image and Vision Systems<\/h3>\n

CertifEye connects with Gidel\u2019s hardware modules, frame grabbers, IP library, and host tools. As a result, engineers can move smoothly from algorithm design to grabbing, FPGA acceleration, and application-level processing\u2014all within a unified workflow.<\/p>\n

This approach supports industries that depend on deterministic, high-performance FPGA image processing, including robotics, medical devices, autonomous platforms, and industrial inspection.<\/p>\n

Explore CertifEye here:<\/strong> CertifEye-Dev-Kit-Datasheet.pdf<\/a><\/p>\n

<\/p>\n

Learn about Gidel\u2019s Imaging and Vision tools:<\/strong> ProcVision Suite<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"

Discover how CertifEye accelerates FPGA debugging and image-processing validation by enabling engineers to inject test images, verify FPGA IP, analyze results in real time, and streamline development of complex vision pipelines.<\/p>\n","protected":false},"author":3,"featured_media":1002,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[12,10],"tags":[82,95,149,152,153],"class_list":["post-1001","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-technical-articles","category-press-release","tag-embedded-vision","tag-machine-vision","tag-embedded-ai","tag-fpga-processing","tag-image-acquisition"],"acf":[],"yoast_head":"\nFPGA Debugging Tools for Image Processing | CertifEye<\/title>\n<meta name=\"description\" content=\"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/gidel.com\/fpga-image-processing-certifeye\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"FPGA Debugging Tools for Image Processing | CertifEye\" \/>\n<meta property=\"og:description\" content=\"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/gidel.com\/fpga-image-processing-certifeye\/\" \/>\n<meta property=\"og:site_name\" content=\"Gidel\" \/>\n<meta property=\"article:published_time\" content=\"2019-10-24T16:14:00+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-09-20T20:39:33+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png\" \/>\n\t<meta property=\"og:image:width\" content=\"640\" \/>\n\t<meta property=\"og:image:height\" content=\"360\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"David Rozovsky\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@Gidel\" \/>\n<meta name=\"twitter:site\" content=\"@Gidel\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"David Rozovsky\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/\"},\"author\":{\"name\":\"David Rozovsky\",\"@id\":\"https:\\\/\\\/gidel.com\\\/#\\\/schema\\\/person\\\/0f053ade44477113b49576ca34596625\"},\"headline\":\"FPGA Debugging Tools for Image Processing with CertifEye\",\"datePublished\":\"2019-10-24T16:14:00+00:00\",\"dateModified\":\"2026-09-20T20:39:33+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/\"},\"wordCount\":651,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/06\\\/CertifEye-Image-1.png\",\"keywords\":[\"Embedded Vision\",\"Machine Vision\",\"Embedded AI\",\"FPGA Processing\",\"Image Acquisition\"],\"articleSection\":[\"Technical Articles\",\"Press release\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/\",\"url\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/\",\"name\":\"FPGA Debugging Tools for Image Processing | CertifEye\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/06\\\/CertifEye-Image-1.png\",\"datePublished\":\"2019-10-24T16:14:00+00:00\",\"dateModified\":\"2026-09-20T20:39:33+00:00\",\"description\":\"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#primaryimage\",\"url\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/06\\\/CertifEye-Image-1.png\",\"contentUrl\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/06\\\/CertifEye-Image-1.png\",\"width\":640,\"height\":360,\"caption\":\"CertifEye FPGA development tool for vision and imaging validation\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/gidel.com\\\/fpga-image-processing-certifeye\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/gidel.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Technical Articles\",\"item\":\"https:\\\/\\\/gidel.com\\\/category\\\/technical-articles\\\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"FPGA Debugging Tools for Image Processing with CertifEye\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/gidel.com\\\/#website\",\"url\":\"https:\\\/\\\/gidel.com\\\/\",\"name\":\"Gidel\",\"description\":\"Ultra-high-performance grabbing & processing\",\"publisher\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/gidel.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/gidel.com\\\/#organization\",\"name\":\"Gidel\",\"url\":\"https:\\\/\\\/gidel.com\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/gidel.com\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/05\\\/Gidel-logo-e1700838213246.png\",\"contentUrl\":\"https:\\\/\\\/gidel.com\\\/wp-content\\\/uploads\\\/2023\\\/05\\\/Gidel-logo-e1700838213246.png\",\"width\":159,\"height\":64,\"caption\":\"Gidel\"},\"image\":{\"@id\":\"https:\\\/\\\/gidel.com\\\/#\\\/schema\\\/logo\\\/image\\\/\"},\"sameAs\":[\"https:\\\/\\\/x.com\\\/Gidel\",\"https:\\\/\\\/www.linkedin.com\\\/company\\\/gidel\\\/\",\"https:\\\/\\\/www.youtube.com\\\/@gidelcommittedtoyourinnova2752\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/gidel.com\\\/#\\\/schema\\\/person\\\/0f053ade44477113b49576ca34596625\",\"name\":\"David Rozovsky\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g\",\"caption\":\"David Rozovsky\"},\"description\":\"David Rozovsky brings 25+ years of experience in imaging and vision, combining deep technical expertise with strong market insight.\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"FPGA Debugging Tools for Image Processing | CertifEye","description":"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/","og_locale":"en_US","og_type":"article","og_title":"FPGA Debugging Tools for Image Processing | CertifEye","og_description":"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.","og_url":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/","og_site_name":"Gidel","article_published_time":"2019-10-24T16:14:00+00:00","article_modified_time":"2026-09-20T20:39:33+00:00","og_image":[{"width":640,"height":360,"url":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png","type":"image\/png"}],"author":"David Rozovsky","twitter_card":"summary_large_image","twitter_creator":"@Gidel","twitter_site":"@Gidel","twitter_misc":{"Written by":"David Rozovsky","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#article","isPartOf":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/"},"author":{"name":"David Rozovsky","@id":"https:\/\/gidel.com\/#\/schema\/person\/0f053ade44477113b49576ca34596625"},"headline":"FPGA Debugging Tools for Image Processing with CertifEye","datePublished":"2019-10-24T16:14:00+00:00","dateModified":"2026-09-20T20:39:33+00:00","mainEntityOfPage":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/"},"wordCount":651,"commentCount":0,"publisher":{"@id":"https:\/\/gidel.com\/#organization"},"image":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#primaryimage"},"thumbnailUrl":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png","keywords":["Embedded Vision","Machine Vision","Embedded AI","FPGA Processing","Image Acquisition"],"articleSection":["Technical Articles","Press release"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/gidel.com\/fpga-image-processing-certifeye\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/","url":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/","name":"FPGA Debugging Tools for Image Processing | CertifEye","isPartOf":{"@id":"https:\/\/gidel.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#primaryimage"},"image":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#primaryimage"},"thumbnailUrl":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png","datePublished":"2019-10-24T16:14:00+00:00","dateModified":"2026-09-20T20:39:33+00:00","description":"FPGA Debugging Tools for image processing with CertifEye. Inject test images, verify FPGA IP, and streamline development, validation, and testing.","breadcrumb":{"@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/gidel.com\/fpga-image-processing-certifeye\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#primaryimage","url":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png","contentUrl":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/06\/CertifEye-Image-1.png","width":640,"height":360,"caption":"CertifEye FPGA development tool for vision and imaging validation"},{"@type":"BreadcrumbList","@id":"https:\/\/gidel.com\/fpga-image-processing-certifeye\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/gidel.com\/"},{"@type":"ListItem","position":2,"name":"Technical Articles","item":"https:\/\/gidel.com\/category\/technical-articles\/"},{"@type":"ListItem","position":3,"name":"FPGA Debugging Tools for Image Processing with CertifEye"}]},{"@type":"WebSite","@id":"https:\/\/gidel.com\/#website","url":"https:\/\/gidel.com\/","name":"Gidel","description":"Ultra-high-performance grabbing & processing","publisher":{"@id":"https:\/\/gidel.com\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/gidel.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/gidel.com\/#organization","name":"Gidel","url":"https:\/\/gidel.com\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/gidel.com\/#\/schema\/logo\/image\/","url":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/05\/Gidel-logo-e1700838213246.png","contentUrl":"https:\/\/gidel.com\/wp-content\/uploads\/2023\/05\/Gidel-logo-e1700838213246.png","width":159,"height":64,"caption":"Gidel"},"image":{"@id":"https:\/\/gidel.com\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/x.com\/Gidel","https:\/\/www.linkedin.com\/company\/gidel\/","https:\/\/www.youtube.com\/@gidelcommittedtoyourinnova2752"]},{"@type":"Person","@id":"https:\/\/gidel.com\/#\/schema\/person\/0f053ade44477113b49576ca34596625","name":"David Rozovsky","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/b492a0565f4a4214571b2e2b2805343d87cb0977133f96be9c02016e81c28da8?s=96&d=mm&r=g","caption":"David Rozovsky"},"description":"David Rozovsky brings 25+ years of experience in imaging and vision, combining deep technical expertise with strong market insight."}]}},"_links":{"self":[{"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/posts\/1001","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/comments?post=1001"}],"version-history":[{"count":6,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/posts\/1001\/revisions"}],"predecessor-version":[{"id":6277,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/posts\/1001\/revisions\/6277"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/media\/1002"}],"wp:attachment":[{"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/media?parent=1001"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/categories?post=1001"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/gidel.com\/wp-json\/wp\/v2\/tags?post=1001"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}