High Dynamic Range

High-quality real-time HDR on FPGA

  • High-quality single exposure HDR
  • Adds brightness and contrast to dark areas while preserving the contrast of bright areas
  • Dynamic area analytics optimizing brightness and contrast per pixel
  • Enables adding image sharpening
  • Enables limiting noise contrast enhancement

High Performance Single Exposure High Dynamic Range (HDR)
While traditional HDR relies on multiple exposures, this approach is often impractical for applications involving motion or high-data rates. Gidel’s HDR IP overcomes these limitations with an innovative single-exposure algorithm, delivering uncompromised HDR quality and performance using FPGA-based processing.

High Image Quality with Unlimited Throughput
Gidel’s IP provides a real-time high-quality HDR with virtually zero-latency. The HDR IP stands out by analyzing not only the luminance data of each pixel but also the surrounding pixels, dynamically adjusting HDR processing to account for local luminance variations. This environment-sensitive approach enhances subtle details, even in challenging lighting, to deliver images with exceptional fidelity. Gidel’s proprietary HDR algorithm, combined with FPGA architecture, enables the simultaneous processing of unlimited multiple pixels, allowing for high-speed, efficient HDR performance across an ultra wide image field.

Integration in ISP Pipeline
Gidel’s HDR CPU offloading can be easily integrated into Gidel’s frame grabbers and FPGA modules. It may be combined with user IPs and/or other Gidel real-time, zero latency image enhancement modules, such as gamma correction, white balance, debayering, and compression. This modular approach allows for a fully optimized end-to-end solution to meet the specific demands of any imaging application.

Target applications:

  • Aerial mapping
  • Sports broadcasting
  • Augmented reality
  • Volumetric imaging
  • Medical imaging
  • Homeland security
Specifications
HDR exposure method
Single exposure
Input/output data formats
8-31 bits/color
Line length
Up to 64K pixels/line
Lines/frame
Up to 1 Mega
Pixels/clock
Unlimited
Latency
Virtually zero

The Gidel HDR IP is supported by the ProcVision Development Suite.

The suite enables to customize the acquisition and processing flow in a modular approach, including:

  • Embedding the HDR IP in the processing pipeline
  • Embedding in the pipeline additional Gidel processing blocks, e.g., white balance, Gamma correction and compression
  • Embedding user-proprietary processing blocks
  • Tailoring the acquisition architecture – ProcFG, InfiniVision, user customized
  • Selecting the input camera protocol: GigE Vision, CoaXPress, Camera Link and user-protocol

The ProcVision Suite comprises:

  • FPGA templates
  • FPGA IPs library
  • ProcWizard Development software
  • API libraries for grabbing flow and general FPGA design functionality
  • Certify suite for verification of image processing and acquisition flow

Gidel ProVision ecosystem for developing custom vision & imaging systems

PDF file
HDR Datasheet

PDF file - 503KB

Download
HDR performance table

Open
Video: Image processing acceleration on NVIDIA Jetson embedded computer

Demo at the Embedded World 2024 show

Watch


Need more?
Check out our other products and solutions!

Contact us!